

Computer Architecture

Arithmetic


ARASH HABIBI LASHKARI
(April- 2010)

Computer Arithmetic

- This lecture will introduce basic number representations and introduce basic integer and floating point arithmetic.

Arithmetic

- Where we've studied so far:
 - Boolean algebra and basic logic circuits
 - Abstractions:
 - Instruction Set
 - Assembly Language and Machine Language
- What's up ahead:
 - Implementing the Architecture
 - So we understand instructions better



Number Representation

- Any number can be represented in any base by the simple sum of each digit's value, positional notation:

$$d * \text{base}^i$$

- The value 1000 (binary) equals

$$1 * 2^3 + 0 * 2^2 + 0 * 2^1 + 0 * 2^0 = 8 \text{ (decimal).}$$

Number Representation

- as a 64 bit number this would be represented as follows:



- The most significant bit (MSB) is on the left and the least significant bit (LSB) is on the right. In the number above, the LSB is called bit 0 and the MSB is called bit 63.

Range of Values

- With n bits it is possible to have unsigned numbers that range from 0 to $2^n - 1 =$
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000.
- This is quite reasonable for address calculations of present machines, but future machines will surely have more than 2^n memory locations.
- In addition to more memory it is highly useful to be able to represent negative as well as positive integers and numbers smaller and larger than those possible with this format.

Microprocessor without Interlocked Pipeline Stages (MIPS)

- 32 bit signed numbers:

0000	0000	0000	0000	0000	0000	0000	0000	$_{two} = 0_{ten}$	
0000	0000	0000	0000	0000	0000	0000	0001	$_{two} = + 1_{ten}$	
0000	0000	0000	0000	0000	0000	0000	0010	$_{two} = + 2_{ten}$	
...									
0111	1111	1111	1111	1111	1111	1111	1110	$_{two} = + 2,147,483,646_{ten}$	<i>maxint</i>
0111	1111	1111	1111	1111	1111	1111	1111	$_{two} = + 2,147,483,647_{ten}$	<i>minint</i>
1000	0000	0000	0000	0000	0000	0000	0000	$_{two} = - 2,147,483,648_{ten}$	
1000	0000	0000	0000	0000	0000	0000	0001	$_{two} = - 2,147,483,647_{ten}$	
1000	0000	0000	0000	0000	0000	0000	0010	$_{two} = - 2,147,483,646_{ten}$	
...									
1111	1111	1111	1111	1111	1111	1111	1101	$_{two} = - 3_{ten}$	
1111	1111	1111	1111	1111	1111	1111	1110	$_{two} = - 2_{ten}$	
1111	1111	1111	1111	1111	1111	1111	1111	$_{two} = - 1_{ten}$	

Signed Integers

- Since in the binary number system we have an even number of unique representations for a given number of bits we have two choices:
 - ◉. Have a balanced system with the same number of negative and positive values, but what about zero? If we represent zero we have an odd number of values to represent. This can be done by allowing zero to be represented by two different bit patterns.

Signed Integers

- 1. Have an unbalanced system where zero has one representation, but there is either an extra positive or negative value.
- We would like a balanced system, but this would require two different representations for the value zero.
- This evil (having two zeros) is better to avoid and not worth the benefits of having a balanced system. Consequently, an unbalanced system has been nearly universally adopted.

One's Complement

- How can we represent negative and positive numbers in the binary system?
- The one's complement number system using n bits has a range from $-(2^{n-1})$ to $+(2^{n-1})$.
- Zero can be represented as either positive or negative. The two forms of zero are represented by

0000 0000 0000 0000 0000 0000 0000 0000 (all zeros) or

1111 1111 1111 1111 1111 1111 1111 1111 (all ones).

One's Complement

- A negative number is formed by representing its magnitude in normal, positive binary format and then inverting each bit.
- n -bit examples:

$$1111\ 1110 = -1$$

$$1111\ 1111 = -0$$

$$0000\ 0000 = +0$$

$$0000\ 0001 = +1$$

- Having two forms of zero is a problem, but arithmetic is simple.

Two's Complement

- The b 's complement number system using n bits has a range from $-b^{n-1}$ to $b^{n-1} - 1$.
- Zero has only one representation: all zeros, but there is one extra negative value.
- Negative numbers always have the MSB set to 1 -- thus making sign detection extremely simple.
- Converting b 's complement numbers to signed decimal is extremely simple.

Example 1's complement

Convert 1010 to signed decimal.

$$\begin{aligned}
 & 1 \cdot 2^3 + 0 \cdot 2^2 + 1 \cdot 2^1 + 0 \cdot 2^0 \\
 &= 8 + 0 + 2 + 0 \\
 &= 10.
 \end{aligned}$$

- This approach is not feasible in hardware due to speed considerations.

Two's Complement Shortcuts

- Negation in two's complement is accomplished by inverting each bit of the number and then adding one to the result.
- Example: Convert -70 (decimal) to two's complement binary.

$$|-70| = 70 = 0000\ 0110 \text{ (binary)}$$

$$\sim 0000\ 0110 = 1111\ 1001 \text{ (where } \sim \text{ denotes bit inversion)}$$

$$1111\ 1001 + 1 = 1111\ 1010 = -70 \text{ (2's comp).}$$

Sign Extension

- To add a n -bit value to a m -bit value, the n -bit value must first be sign extended. The two numbers are right aligned and the sign bit of the shorter number is replicated to the left until the two numbers are equal in length.

Example Sign Extension

0000 0000 0000 0000 0000 0000 0000 0000 0000 0000

+

0000 0000

we must sign extend the second number and then add:

0000 0000 0000 0000 0000 0000 0000 0000 0000 0000

+ 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000

0 0000 0000 0000 0000 0000 0000 0000 0000 0000

- The extra bit on the left is simply discarded, leaving us with

0000 0000 0000 0000 0000 0000 0000 0000

for our answer.

Possible Number Representations

- | Sign Magnitude: | One's Complement | Two's Complement |
|-----------------|------------------|------------------|
| 000 = +0 | 000 = +0 | 000 = +0 |
| 001 = +1 | 001 = +1 | 001 = +1 |
| 010 = +2 | 010 = +2 | 010 = +2 |
| 011 = +3 | 011 = +3 | 011 = +3 |
| 100 = -0 | 100 = -3 | 100 = -4 |
| 101 = -1 | 101 = -2 | 101 = -3 |
| 110 = -2 | 110 = -1 | 110 = -2 |
| 111 = -3 | 111 = -0 | 111 = -1 |

Integer Addition

- Straight forward approach consists of adding each bit together from right to left and propagating the carry from one bit to the next.

Perform the operation $7 + 6$

$$0111 + 0110 = 1101$$

Integer Addition

Add the numbers 12, 128, 128, 128 + 12



This is known as overflow

Overflow can be handled in several ways

- An exception or interrupt can be asserted
- A bit in a status register can be set
- It can be completely ignored

Integer Subtraction

- Straight forward approach consists of negating one term and performing integer addition.

Perform the operation $a - b$

$$0000 - 0000 = 0000$$

Perform the operation $b - a$

$$0000 - 0000 = 0000$$

Integer Subtraction

Add the numbers $-12, 128, 128, 128 - 12$

0000 0000 0000 0000 0000 0000 0000 0000

0000 0000 0000 0000 0000 0000 0000 0000

This is also overflow

Overflow can be handled in several ways

- An exception or interrupt can be asserted
- A bit in a status register can be set
- It can be completely ignored

Integer Overflow

- Overflow can occur whenever the sum of two N bit numbers cannot be represented by another N bit number.
- Unsigned numbers must be treated differently than signed numbers.
- Unsigned numbers are usually used for address calculations and it is convenient to ignore overflow.
- In many architectures this is accomplished by having arithmetic instructions that ignore the overflow condition.

Detecting Overflow

- No overflow when adding a positive and a negative number
- No overflow when signs are the same for subtraction
- Overflow occurs when the value affects the sign:
 - overflow when adding two positives yields a negative
 - or, adding two negatives gives a positive
 - or, subtract a negative from a positive and get a negative
 - or, subtract a positive from a negative and get a positive
- Consider the operations $A + B$, and $A - B$
 - Can overflow occur if B is 0 ?
 - Can overflow occur if A is 0 ?

Effects of Overflow


- Most processors hardware automatically generates an exception (interrupt)
 - Control jumps to predefined address for exception
 - Interrupted address is saved for possible resumption
 - Details will be studied in a later chapter
- Don't always want to detect overflow
 - new MIPS instructions: `addu`, `addiu`, `subu`
 - Here, “u” stands for “un-overflowed”.

note: addiu still sign-extends!

note: sltu, sltiu for unsigned comparisons

Designing an ALU


- Not easy to decide the “best” way to build something
 - Don't want too many inputs to a single gate
 - Don't want to have to go through too many gates
 - for our purposes, ease of comprehension is important
- Let's look at a 1-bit ALU for addition:




$$c_{out} = a b + a c_{in} + b c_{in}$$
$$sum = a \text{ xor } b \text{ xor } c_{in}$$

- How could we build a 1-bit ALU for *add*, *and*, and *or*?
- How could we build a 32-bit ALU?

Building a 32 bit ALU




Each box is a 1bit ALU



What about subtraction $(a - b)$?

- Two's complement approach: just negate b and add.
- How do we negate?

- A very clever solution:




1-bit ALU
w/ negation


Tailoring the ALU to the MIPS


- Need to support the set-on-less-than instruction (slt)
 - remember: slt is an arithmetic instruction
 - produces a 1 if $rs < rt$ and 0 otherwise
 - use subtraction: $(a-b) < 0$ implies $a < b$
- Need to support test for equality (beq \$t5, \$t6, \$t7)
 - use subtraction: $(a-b) = 0$ implies $a = b$

Supporting Set Less Than (slt)



- Can we figure out the idea?






Test for equality

- Notice control lines:

000 = and
001 = or
010 = add
110 = subtract
111 = slt

• **Note: zero is a 1 when the result is zero!**



Questions

